<--- Back to Details
First PageDocument Content
Transaction processing / Computing / Data management / Concurrency control / Data / Schedule / Software transactional memory / Database transaction / Transactional memory / Serializability / Precedence graph / Linearizability
Date: 2010-05-19 13:06:22
Transaction processing
Computing
Data management
Concurrency control
Data
Schedule
Software transactional memory
Database transaction
Transactional memory
Serializability
Precedence graph
Linearizability

On Maintaining Multiple Versions in STM Dmitri Perelman Rui Fan Idit Keidar

Add to Reading List

Source URL: webee.technion.ac.il

Download Document from Source Website

File Size: 220,36 KB

Share Document on Facebook

Similar Documents

ARCHITECTURES FOR TRANSACTIONAL MEMORY  A DISSERTATION SUBMITTED TO THE DEPARTMENT OF COMPUTER SCIENCE AND THE COMMITTEE ON GRADUATE STUDIES OF STANFORD UNIVERSITY

ARCHITECTURES FOR TRANSACTIONAL MEMORY A DISSERTATION SUBMITTED TO THE DEPARTMENT OF COMPUTER SCIENCE AND THE COMMITTEE ON GRADUATE STUDIES OF STANFORD UNIVERSITY

DocID: 1xUpu - View Document

Architectural Semantics for Practical Transactional Memory

Architectural Semantics for Practical Transactional Memory

DocID: 1xTkJ - View Document

A Case for Using Value Prediction to Improve Performance of Transactional Memory Salil Pant Gregory Byrd

A Case for Using Value Prediction to Improve Performance of Transactional Memory Salil Pant Gregory Byrd

DocID: 1uvpi - View Document

2008 Ninth International Conference on Parallel and Distributed Computing, Applications and Technologies  Exploring the Emerging Applications for Transactional Memory Jiaqi Zhang

2008 Ninth International Conference on Parallel and Distributed Computing, Applications and Technologies Exploring the Emerging Applications for Transactional Memory Jiaqi Zhang

DocID: 1tTyd - View Document

Memory Management for Concurrent Data Structures on Hardware Transactional Memory Peter Pirkelbauer Amalee Wilson

Memory Management for Concurrent Data Structures on Hardware Transactional Memory Peter Pirkelbauer Amalee Wilson

DocID: 1tMZh - View Document