<--- Back to Details
First PageDocument Content
Computer engineering / Instruction cycle / Microarchitecture / Instruction set / Memory address / Accumulator / Memory data register / Datapath / Classic RISC pipeline / Computer architecture / Computer hardware / Central processing unit
Date: 2014-08-13 05:52:36
Computer engineering
Instruction cycle
Microarchitecture
Instruction set
Memory address
Accumulator
Memory data register
Datapath
Classic RISC pipeline
Computer architecture
Computer hardware
Central processing unit

Add to Reading List

Source URL: edblog.hkedcity.net

Download Document from Source Website

File Size: 194,76 KB

Share Document on Facebook

Similar Documents

A Flexible Datapath Interconnect for Embedded Applications Magnus Sj¨alander, Per Larsson-Edefors, and Magnus Bj¨ork Department of Computer Science and Engineering Chalmers University of Technology, SEG¨otebor

DocID: 1uEHZ - View Document

J Sign Process Syst DOIs11265z FlexCore: Utilizing Exposed Datapath Control for Efficient Computing Martin Thuresson · Magnus Själander ·

DocID: 1uyAX - View Document

Design Space Exploration for an Embedded Processor with Flexible Datapath Interconnect Tung Thanh Hoang, Ulf J¨almbrant, Erik der Hagopian, Kasyab P. Subramaniyan, Magnus Sj¨alander, and Per Larsson-Edefors VLSI Resear

DocID: 1uylB - View Document

Scheduling for an Embedded Architecture with a Flexible Datapath

DocID: 1ueLs - View Document

µC-States: Fine-grained GPU Datapath Power Management Onur Kayıran1 Adwait Jog2 Ashutosh Pattnaik3 Rachata Ausavarungnirun4 Xulong Tang3 Mahmut T. Kandemir3 Gabriel H. Loh1 Onur Mutlu5,4 Chita R. Das3

DocID: 1tDzU - View Document