<--- Back to Details
First PageDocument Content
Hardware description languages / Logic design / Electronic design / High-level synthesis / Field-programmable gate array / Viterbi decoder / Semiconductor intellectual property core / Convolutional code / Viterbi algorithm / Electronic engineering / Electronic design automation / Error detection and correction
Date: 2006-02-28 09:57:20
Hardware description languages
Logic design
Electronic design
High-level synthesis
Field-programmable gate array
Viterbi decoder
Semiconductor intellectual property core
Convolutional code
Viterbi algorithm
Electronic engineering
Electronic design automation
Error detection and correction

Add to Reading List

Source URL: www.ee.bilkent.edu.tr

Download Document from Source Website

File Size: 291,17 KB

Share Document on Facebook

Similar Documents

Code available Local Binary Convolutional Neural Networks Felix Juefei Xu 1, Vishnu Naresh Boddeti 2, Marios Savvides 1 IEEE 2017 Conference on

DocID: 1tCaD - View Document

UNIT MEMORY CONVOLUTIONAL CODES WITH MAXIMUM DISTANCE ROXANA SMARANDACHE∗ Abstract. Unit memory codes and in particular, partial unit memory codes are reviewed. Conditions for the optimality of partial unit memory code

DocID: 1tgya - View Document

IEEE TRANSACTIONS ON INFORMATION THEORY, VOL. 47, NO. 5, JULYring [D], with rank G(D) = k . For the purpose of this correspondence, we define the rate k=n convolutional code generated by G(D) as the set Construct

DocID: 1tax6 - View Document

Error detection and correction / Computing / Convolutional code / Viterbi algorithm / Discrete mathematics / Viterbi decoder / Mathematics / Forward error correction / List decoding / Andrew Viterbi / Algorithm / Turbo code

PROBABILISTIC ALGORITHM FOR LIST VITERBI DECODING by Janani Kalyanam

DocID: 1rlYO - View Document

Error detection and correction / Coding theory / Information theory / Discrete mathematics / Information / Low-density parity-check code / Convolutional code / Forward error correction / EXIT chart / Turbo code / Concatenated error correction code / ReedSolomon error correction

INTERSECTED LOW-DENSITY PARITY-CHECK AND CONVOLUTIONAL CODES Edward A. Ratzer Cavendish Laboratory, University of Cambridge, Cambridge Key words to describe this work: Low-density parity-check (LDPC) codes, convolutional

DocID: 1riYP - View Document