<--- Back to Details
First PageDocument Content
Computer hardware / Transmeta / Efficeon / LongRun / X86 / SSE2 / Code morphing / Code Morphing Software / Central processing unit / Computer architecture / Embedded microprocessors / Computing
Date: 2008-01-04 16:50:25
Computer hardware
Transmeta
Efficeon
LongRun
X86
SSE2
Code morphing
Code Morphing Software
Central processing unit
Computer architecture
Embedded microprocessors
Computing

Add to Reading List

Source URL: datasheets.chipdb.org

Download Document from Source Website

File Size: 190,76 KB

Share Document on Facebook

Similar Documents

Software engineering / Software / Computing / X86 architecture / C standard library / Exit / POSIX / Process / V8 / JavaScript / JMP / Transmeta

Kasper Lund, Software engineer at Google Crankshaft Turbocharging the next generation of web applications

DocID: 1m9kB - View Document

Computing / Assembly languages / MOV / Transmeta / X86 / Hooking / JMP / High Level Assembly / CPUID / Computer architecture / X86 architecture / X86 instructions

Live Range Hole Allocation in Dynamic Binary Translation Wesley Attrot Daniel Nic´acio

DocID: 18GiC - View Document

Software bugs / Data types / Computer errors / Primitive types / Arrays / Buffer overflow protection / Buffer overflow / Stack buffer overflow / Memory safety / Computing / Software engineering / Computer programming

A Practical Dynamic Buffer Overflow Detector Olatunji Ruwase Monica S. Lam Transmeta Corporation

DocID: 18b1M - View Document

Instruction set architectures / Virtual machines / Binary translation / QEMU / X86 / Pin / Itanium / Transmeta / AMD 10h / System software / Software / Computer architecture

DARCO: Infrastructure for Research on HW/SW co-designed Virtual Machines Demos Pavlou‡,1, Aleksandar Brankovic, Kyriakos Stavrou, Enric Gibert,

DocID: 17TeM - View Document

Instruction set architectures / Compiler optimizations / Programming language implementation / Binary translation / X86 / Accumulator / Transmeta / Reduced instruction set computing / MOV / Computer architecture / Computing / X86 architecture

Binary Translation Using Peephole Superoptimizers Sorav Bansal Computer Systems Lab Stanford University

DocID: 13N9p - View Document