<--- Back to Details
First PageDocument Content
Integrated circuits / Mentor Graphics / Cadence Design Systems / Electronic design automation / Integrated circuit design / Hardware description language / Schematic capture / Signal integrity / Synopsys / Electronic engineering / Electronics / Electronic design
Date: 2012-05-30 19:19:09
Integrated circuits
Mentor Graphics
Cadence Design Systems
Electronic design automation
Integrated circuit design
Hardware description language
Schematic capture
Signal integrity
Synopsys
Electronic engineering
Electronics
Electronic design

Add to Reading List

Source URL: s3.mentor.com.s3.amazonaws.com

Download Document from Source Website

File Size: 4,00 MB

Share Document on Facebook

Similar Documents

IEEE conferences / Design Automation Conference / Electronic design automation / System on a chip / International Solid-State Circuits Conference / Cadence Design Systems / Synopsys / DAC / Application-specific integrated circuit

http://www10.edacafe.com/nbc/articles/view_article.php?section=

DocID: 1p2BC - View Document

Specialization Oriented Programming Jim Newton – Cadence Design Systems June 28, 2007 1

DocID: 1lRe5 - View Document

Breakout Group Proposal: Predicate Dispatching Jim Newton, Cadence Design Systems Pascal Costanza, Vrije Universiteit Brussel The current generic dispatch implementation in CLOS allows a generic function to specialize it

DocID: 1lGHZ - View Document

Object methods for data organisation P. Herth and Jim E. Newton Cadence Design Systems (Dated: June 10, 2005) In this paper, the application of object oriented methods to data organization is described. Applying the meth

DocID: 1kq01 - View Document

Using SAT for Combinational Equivalence Checking Evgueni I. Goldberg Mukul R. Prasad Robert K. Brayton Cadence Berkeley Laboratories Department of Electrical Engineering & Computer Sciences Cadence Design Systems

DocID: 1k6uI - View Document