<--- Back to Details
First PageDocument Content
Central processing unit / Memory buffer register / Instruction set / Microprocessor / Instruction cycle / Datapath / Computer hardware / Computer architecture / Computing
Date: 2015-03-13 20:59:11
Central processing unit
Memory buffer register
Instruction set
Microprocessor
Instruction cycle
Datapath
Computer hardware
Computer architecture
Computing

Operating Systems: Internals and Design Principles

Add to Reading List

Source URL: homepage.smc.edu

Download Document from Source Website

File Size: 2,46 MB

Share Document on Facebook

Similar Documents

A Flexible Datapath Interconnect for Embedded Applications Magnus Sj¨alander, Per Larsson-Edefors, and Magnus Bj¨ork Department of Computer Science and Engineering Chalmers University of Technology, SEG¨otebor

DocID: 1uEHZ - View Document

J Sign Process Syst DOIs11265z FlexCore: Utilizing Exposed Datapath Control for Efficient Computing Martin Thuresson · Magnus Själander ·

DocID: 1uyAX - View Document

Design Space Exploration for an Embedded Processor with Flexible Datapath Interconnect Tung Thanh Hoang, Ulf J¨almbrant, Erik der Hagopian, Kasyab P. Subramaniyan, Magnus Sj¨alander, and Per Larsson-Edefors VLSI Resear

DocID: 1uylB - View Document

Scheduling for an Embedded Architecture with a Flexible Datapath

DocID: 1ueLs - View Document

µC-States: Fine-grained GPU Datapath Power Management Onur Kayıran1 Adwait Jog2 Ashutosh Pattnaik3 Rachata Ausavarungnirun4 Xulong Tang3 Mahmut T. Kandemir3 Gabriel H. Loh1 Onur Mutlu5,4 Chita R. Das3

DocID: 1tDzU - View Document