<--- Back to Details
First PageDocument Content
Formal methods / Logic in computer science / Electronic design automation / Mathematical logic / Programming paradigms / And-inverter graph / Logic programming / Model checking / Boolean satisfiability problem / Theoretical computer science / Mathematics / Applied mathematics
Date: 2008-04-28 18:02:46
Formal methods
Logic in computer science
Electronic design automation
Mathematical logic
Programming paradigms
And-inverter graph
Logic programming
Model checking
Boolean satisfiability problem
Theoretical computer science
Mathematics
Applied mathematics

Cut-Based Inductive Invariant Computation Michael Case1,2 1 Alan Mishchenko1

Add to Reading List

Source URL: www.bvsrc.org

Download Document from Source Website

File Size: 146,28 KB

Share Document on Facebook

Similar Documents

Digital electronics / Electrical circuits / Electronic design / And-inverter graph / Field-programmable gate array / Static timing analysis / Logic synthesis / Propagation delay / Retiming / Electronic engineering / Electronic design automation / Formal methods

Microsoft Word - speedup10.doc

DocID: O7jr - View Document

Boolean network / American International Group / Science / Economy of New York City / Electronics / Diagrams / And-inverter graph / Electronic design automation

Scalable Logic Synthesis using a Simple Circuit Structure Alan Mishchenko Robert Brayton EECS Department, University of California, Berkeley, CA 94720

DocID: O4NK - View Document

Electronic design / Integrated circuits / And-inverter graph / Field-programmable gate array / Logic synthesis / Logic gate / Sequential logic / Power optimization / CMOS / Electronic engineering / Electronic design automation / Digital electronics

Microsoft Word - power18.doc

DocID: O4L0 - View Document

Digital electronics / Diagrams / Logic in computer science / And-inverter graph / Retiming / Logic synthesis / Formal verification / Combinational logic / Standard cell / Electronic engineering / Electronic design automation / Formal methods

Verification after Synthesis Alan Mishchenko Robert Brayton Department of EECS

DocID: O4H3 - View Document

Digital electronics / Electronic design / Formal methods / And-inverter graph / Retiming / Logic synthesis / Automatic test pattern generation / Field-programmable gate array / Sequential logic / Electronic engineering / Electronics / Electronic design automation

Integrating Logic Synthesis, Technology Mapping, and Retiming Alan Mishchenko Satrajit Chatterjee Robert Brayton

DocID: O3JU - View Document