<--- Back to Details
First PageDocument Content
Electronics / Digital signal processing / Year of birth missing / Digital filter / Lawrence Rabiner / Ali H. Sayed / Blind equalization / Digital signal processor / Electrical engineering / Electronic engineering / Signal processing / Telecommunications engineering
Date: 2013-05-06 00:54:42
Electronics
Digital signal processing
Year of birth missing
Digital filter
Lawrence Rabiner
Ali H. Sayed
Blind equalization
Digital signal processor
Electrical engineering
Electronic engineering
Signal processing
Telecommunications engineering

Add to Reading List

Source URL: dsp-book.narod.ru

Download Document from Source Website

File Size: 65,49 KB

Share Document on Facebook

Similar Documents

Digital Signal Processor APV8016 MADE IN JAPAN 入力16CH 100MHz 14bit-ADC 高分解能デジタル信号処理

DocID: 1rJ01 - View Document

Computing / Parallel computing / Computer architecture / Manycore processors / Digital signal processing / Microprocessors / Massively parallel processor array / Multi-core processor / Xeon Phi / Massively parallel / Digital signal processor / Very long instruction word

® Kalray MPPA Massively Parallel Processor Array Revisiting DSP Acceleration with the Kalray MPPA Manycore Processor Benoît Dupont de Dinechin, CTO

DocID: 1rkhA - View Document

Electromagnetism / Electronic engineering / Electronics / Digital electronics / Logic families / Computer memory / Integrated circuits / Adiabatic circuit / Energy conservation / CMOS / Dynamic voltage scaling / Dynamic logic

IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 42, NO. 11, NOVEMBERGMACS/mW Resonant Adiabatic Mixed-Signal Processor Array for

DocID: 1qKU0 - View Document

Computing / Concurrent computing / Parallel computing / Computer architecture / GPGPU / Graphics hardware / Video cards / Digital signal processing / Graphics processing unit / Algorithm / Multi-core processor / CUDA

Performance Analysis and Acceleration of Explicit Integration for Large Kinetic Networks using Batched GPU Computations Azzam Haidar∗ , Benjamin Brock∗† , Stanimire Tomov∗ , Michael Guidry∗† , Jay Jay Billing

DocID: 1qwnw - View Document

Computing / Computer architecture / Concurrent computing / Parallel computing / GPGPU / Graphics hardware / Computer networking / Digital signal processing / Throughput / Multi-core processor / Graphics processing unit / Packet processing

An Efficient Scheduling Approach for Concurrent Packet Processing Applications on Heterogeneous Systems Eva Papadogiannaki Sotiris Ioannidis

DocID: 1pMkC - View Document