<--- Back to Details
First PageDocument Content
Initialization vector / Block cipher / Padding / Fortuna / Entropy / Block size / Galois/Counter Mode / Cryptography / Block cipher modes of operation / Pseudorandom number generators
Date: 2013-04-08 08:11:04
Initialization vector
Block cipher
Padding
Fortuna
Entropy
Block size
Galois/Counter Mode
Cryptography
Block cipher modes of operation
Pseudorandom number generators

IOC AE Mode v1[removed]

Add to Reading List

Source URL: csrc.nist.gov

Download Document from Source Website

File Size: 751,51 KB

Share Document on Facebook

Similar Documents

Practical Cryptanalysis of Json Web Token and Galois Counter Mode’s Implementations Quan Nguyen () Google Information Security Engineer (ISE) My Job

DocID: 1uHA7 - View Document

Cryptography / Cryptographic hash functions / Error detection and correction / Automatic identification and data capture / Privacy / Radio-frequency identification / Wireless / SHA-2 / Hash function / SHA-1 / Block cipher / Galois/Counter Mode

LMAP: A Real Lightweight Mutual Authentication Protocol for Low-cost RFID tags Pedro Peris-Lopez, Julio Cesar Hernandez-Castro, Juan M. Estevez Tapiador, and Arturo Ribagorda Computer Science Department, Carlos III Unive

DocID: 1qPG1 - View Document

Secure communication / Internet Standards / Cryptographic protocols / Internet protocols / Internet security / Transport Layer Security / Cipher suite / RC4 / Transmission Control Protocol / Cryptography / Galois/Counter Mode / TLS-SRP

Network Working Group Request for Comments: 2246 Category: Standards Track T. Dierks Certicom

DocID: 1pAhq - View Document

Advanced Encryption Standard / Cryptographic software / Block cipher modes of operation / AES instruction set / Crypto++ / LEX / Symmetric-key algorithm / Block cipher / IPsec / AES implementations / Galois/Counter Mode

International Journal of Computer Science and Applications, Technomathematics Research Foundation Vol. 13, No. 2, pp. 89 – 105, 2016 ADVANCED ENCRYPTION STANDARD ANALYSIS WITH MULTIMEDIA DATA ON INTEL® AES-NI ARCHI

DocID: 1pl66 - View Document

Reconfigurable computing / Fabless semiconductor companies / Field-programmable gate array / Disk encryption / Xilinx / Altera / Virtex / Bitstream / Data Encryption Standard / Galois/Counter Mode / Encryption / BitLocker

Compact and On-the-Fly Secure Dynamic Reconfiguration for Volatile FPGAs HIRAK KASHYAP and RICARDO CHAVES, INESC-ID, IST, Universidade de Lisboa The dynamic partial reconfiguration functionality of FPGAs can be attacked,

DocID: 1pgES - View Document