<--- Back to Details
First PageDocument Content
Electrical circuits / Digital electronics / Asynchronous circuit / Clock signal / Central processing unit / Microprocessor / Integrated circuit / Network On Chip / Intel / Electronic engineering / Electronics / Electronic design automation
Date: 2007-12-03 22:55:51
Electrical circuits
Digital electronics
Asynchronous circuit
Clock signal
Central processing unit
Microprocessor
Integrated circuit
Network On Chip
Intel
Electronic engineering
Electronics
Electronic design automation

Add to Reading List

Source URL: www.cs.columbia.edu

Download Document from Source Website

File Size: 103,27 KB

Share Document on Facebook

Similar Documents

Computing Routes and Delay Bounds for the Network-on-Chip of the Kalray MPPA2 Processor 4th Workshop on Network Calculus (WoNeCa-4) Marc Boyer (ONERA) Benoˆıt Dupont de Dinechin (Kalray) Amaury Graillat (Verimag, Karla

DocID: 1vrVq - View Document

Appears in IEEE Transactions on Computers? An Efficient Hybrid-Switched Network-on-Chip for Chip Multiprocessors Pejman Lotfi-Kamran, Member, IEEE, Mehdi Modarressi, Member, IEEE, and Hamid Sarbazi-Azad Abstract—Chip

DocID: 1vnig - View Document

VERIFICATION METHODOLOGIES FOR FAULT-TOLERANT NETWORK-ON-CHIP SYSTEMS by Zhen Zhang

DocID: 1vbh2 - View Document

Slim NoC: A Low-Diameter On-Chip Network Topology for High Energy Efficiency and Scalability Maciej Besta1 Syed Minhaj Hassan2 Sudhakar Yalamanchili2 3

DocID: 1ub4W - View Document

On-Chip Ring Network Designs for HardReal Time Systems Miloš Panić1,2, German Rodriguez3, Eduardo Quiñones1, Jaume Abella1, Francisco J. Cazorla1,4 1Barcelona

DocID: 1tRMF - View Document