First Page | Document Content | |
---|---|---|
![]() Date: 2010-10-16 01:21:16Data transmission Digital signal processing Analog-to-digital converter Bit rate 64b/66b encoding Jitter Bit error rate JESD204 Fibre Channel electrical interface Electronics Computer hardware Electronic engineering | Source URL: downloadfile.anritsu.comDownload Document from Source WebsiteFile Size: 1,50 MBShare Document on Facebook |
![]() | Vivado Design Suite User Guide Release Notes, Installation, and Licensing UG973 (v2014.4) November 19, 2014DocID: 109P3 - View Document |
![]() | 10GBASE-KR FEC Tutorial Andre Szczepanek (TI) Ilango Ganga (Intel) Cathy Liu (LSI logic) Magesh Valliappan (Broadcom)DocID: Yzrk - View Document |
![]() | BCM8071 ® SERIAL 10G BASE-KR TO XAUI™ BACKPLANE TRANSCEIVER SUMMARY OF BENEFITSDocID: FKwI - View Document |
![]() | AN 570: Implementing the 40G/100G Ethernet Protocol in Stratix IV Devices AN[removed]Application NoteDocID: rQ8K - View Document |
![]() | 10GBASE-KR FEC Tutorial Andre Szczepanek (TI) Ilango Ganga (Intel) Cathy Liu (LSI logic) Magesh Valliappan (Broadcom)DocID: fFu2 - View Document |