Back to Results
First PageMeta Content
Computer engineering / Assembly languages / Instruction set / Addressing mode / Instruction set architectures / Processor register / Advanced Vector Extensions / X86 / Computer architecture / Central processing unit / Computing


Report No. UIUCDCS-R[removed]UILU-ENG[removed]A Brief Description of the NMP ISA and Benchmarks
Add to Reading List

Document Date: 2005-10-16 18:16:47


Open Document

File Size: 105,85 KB

Share Result on Facebook

Company

IBM / /

/

Facility

Urbana-Champaign Thomas M. Siebel Center / Computer Science University of Illinois / /

IndustryTerm

near-memory processor / conventional superscalar processors / convolutional encoder algorithm / vector processor / /

NaturalFeature

Bit stream / /

OperatingSystem

L3 / /

Organization

University of Illinois / Urbana-Champaign Thomas M. Siebel Center for Computer Science / /

Person

Marc Snir / R. Brett Tremaine / Vector Specifier / Josep Torrellas / Mingliang Wei / Memory Figure / John McCalpin / Thomas J. Watson / /

Position

correspondent / Processor L3 Cache NMP Processor Processor Processor L2 Cache L2 Cache Fabric Controller Fabric Controller / General / producer / Head / current head / controller / /

ProgrammingLanguage

C / /

Technology

conventional superscalar processors / Processor L3 Cache NMP Processor Processor Processor / 2005 Abstract The Near Memory Processor / convolutional encoder algorithm / vector processor / main processors / Cache Memory / 4 3DES encryption / shared memory / 3DES encryption / near-memory processor / /

URL

http /

SocialTag