Contents I Compact and Efficient Encryption Decryption Module Implementation of AES I.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . - Advanced Encryption Standard process - Document - PDFSEARCH.IO

First Page	Meta Content
	Contents I Compact and Efficient Encryption/Decryption Module Implementation of AES I.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . Add to Reading List Document Date: 2007-11-14 11:11:18 Open Document File Size: 187,00 KB Share Result on Facebook Company I.2 I.3 FPGA Resources / Xilinx / The AES / Jean-Didier Legat I.1 Hardware / / / Facility National Institute of Standards and Technology / port RAM / / IndustryTerm wireless communication / low cost encryption/decryption solutions / embedded hardware applications / / Organization National Institute of Standards and Technology / / Person Xavier Standaert / Jean-Jacques Quisquater / / Position Author / Colonel / / Region Levant / / TVStation Kbit / / Technology Encryption / block cipher / FPGA / RAM / Pay TV / Rijndael encryption / Integrated Circuits / Rijndael algorithm / / URL www.dice.ucl.ac.be\crypto / / SocialTag Reconfigurable computing Field-programmable gate array Block ciphers AES implementations DEAL Xilinx LEX Advanced Encryption Standard process CRYPTON Cryptography

Contents I Compact and Efficient Encryption/Decryption Module Implementation of AES I.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . .Add to Reading List