Implementing Skein Hash Function on Xilinx Virtex-5 FPGA Platform Men Long, Intel Corporation, 02-Feb-09, VersionIntroduction - Adder - Document - PDFSEARCH.IO

First Page	Meta Content
	Implementing Skein Hash Function on Xilinx Virtex-5 FPGA Platform Men Long, Intel Corporation, 02-Feb-09, VersionIntroduction Add to Reading List Document Date: 2014-03-02 23:18:32 Open Document File Size: 218,11 KB Share Result on Facebook Company LUT / AES / Xilinx / Intel Corporation / / / Facility Pipeline Architecture In / / IndustryTerm synthesis tools / hash processing / digital signal processing / / Organization ASIC / US Federal Reserve / / / Position Matyas-Meyer-Oseas feed-forward / / Technology Encryption / Block Cipher / FPGA / FPGA chip / RAM / 2 3.1 Skein Algorithm / ASIC / hashing algorithm / DSP / one Threefish encryption / Skein algorithm / / SocialTag Skein Threefish Adder Field-programmable gate array Cryptographic hash function Xilinx Advanced Encryption Standard ICE Rotational cryptanalysis Cryptography

Implementing Skein Hash Function on Xilinx Virtex-5 FPGA Platform Men Long, Intel Corporation, 02-Feb-09, VersionIntroductionAdd to Reading List